aboutsummaryrefslogtreecommitdiffstats
path: root/meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch
diff options
context:
space:
mode:
authorGrigory Kletsko <grigory.kletsko@cogentembedded.com>2017-09-18 16:41:13 +0300
committerGrigory Kletsko <grigory.kletsko@cogentembedded.com>2017-09-18 16:41:13 +0300
commit2212d4e5596911054210a6a3e1bdb6e079de6ed8 (patch)
tree9d0a08c44731595d0298c05a0fab9e03d9fcaaee /meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch
parentc167cd68d5af35436864294330e101b615454522 (diff)
parent076bb2986c9446a76fd0ca93ce36197e789388f1 (diff)
Merge branch 'v2.19.0' of git://github.com/CogentEmbedded/meta-rcar into v2.19.0
Diffstat (limited to 'meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch')
-rw-r--r--meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch6
1 files changed, 3 insertions, 3 deletions
diff --git a/meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch b/meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch
index 6209ed0..0cb8cc6 100644
--- a/meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch
+++ b/meta-rcar-gen3-adas/recipes-kernel/linux/linux-renesas/0018-arm64-renesas-r8a7797-Add-Renesas-R8A7797-SoC-suppor.patch
@@ -1609,11 +1609,11 @@ index ecae864..42eb45c 100644
- pllcr = LVDPLLCR_PLLDIVCNT_148M;
+ if (soc_device_match(r8a7797)) {
+ if (freq < 39000)
-+ pllcr = LVDPLLCR_PLLDLYCNT_38M;
++ pllcr = LVDPLLCR_CEEN | LVDPLLCR_COSEL | LVDPLLCR_PLLDLYCNT_38M;
+ else if (freq < 61000)
-+ pllcr = LVDPLLCR_PLLDLYCNT_60M;
++ pllcr = LVDPLLCR_CEEN | LVDPLLCR_COSEL | LVDPLLCR_PLLDLYCNT_60M;
+ else if (freq < 121000)
-+ pllcr = LVDPLLCR_PLLDLYCNT_121M;
++ pllcr = LVDPLLCR_CEEN | LVDPLLCR_COSEL | LVDPLLCR_PLLDLYCNT_121M;
+ else
+ pllcr = LVDPLLCR_PLLDLYCNT_150M;
+ } else {