summaryrefslogtreecommitdiffstats
path: root/meta-rcar-gen3/recipes-bsp/arm-trusted-firmware
diff options
context:
space:
mode:
authorKhang Nguyen <khang.nguyen.xv@rvc.renesas.com>2018-03-14 10:08:53 +0700
committerKhang Nguyen <khang.nguyen.xv@rvc.renesas.com>2018-03-22 13:36:54 +0700
commit814669ccecc5fb2a24dc7e2ca95418279088d3cf (patch)
treec0839d375175f9ad00612273950a5f954db0678a /meta-rcar-gen3/recipes-bsp/arm-trusted-firmware
parent59b329a87ff2c123288ca1dd223da7222d9b60f4 (diff)
rcar-gen3: arm-trusted-firmware: Update SRCREV to follow the latest version
This commit updates IPL and Secure Monitor to Rev1.0.19 rev2 for following changes: [IPL] - Add processing of Suspend To RAM for E3. - Update DDR setting for E3(rev0.06). - Update E3 Ver1.0 QoS setting rev.0.02. - Update M3N Ver.1.0 QoS setting rev.0.06. - Fix the LSI_CUT judgement of PFC setting. - Change definition of end address of system ram for BL2. [Secure Monitor] - Fix the primary CPU decision function that runs at startup. - Change the SelfRefresh sequence of Suspend To RAM. - Add the DVFS SCL setting of E3. Signed-off-by: Khang Nguyen <khang.nguyen.xv@rvc.renesas.com> Signed-off-by: Takamitsu Honda <takamitsu.honda.pv@renesas.com>
Diffstat (limited to 'meta-rcar-gen3/recipes-bsp/arm-trusted-firmware')
-rw-r--r--meta-rcar-gen3/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb2
1 files changed, 1 insertions, 1 deletions
diff --git a/meta-rcar-gen3/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb b/meta-rcar-gen3/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
index 31c5849..ecb287c 100644
--- a/meta-rcar-gen3/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
+++ b/meta-rcar-gen3/recipes-bsp/arm-trusted-firmware/arm-trusted-firmware_git.bb
@@ -12,7 +12,7 @@ S = "${WORKDIR}/git"
BRANCH = "rcar_gen3"
SRC_URI = "git://github.com/renesas-rcar/arm-trusted-firmware.git;branch=${BRANCH}"
-SRCREV = "505f0c0a970e532c072aa523b514386e3796b82a"
+SRCREV = "3f4912a3199c19ac3253dc95a1e3ecd5af8f0efd"
PV = "v1.4+renesas+git${SRCPV}"