diff options
author | 2019-02-15 16:16:32 +0700 | |
---|---|---|
committer | 2019-04-02 09:31:33 +0700 | |
commit | 74e431ec9d3ea20c91cbd2fc6199794cbe43c720 (patch) | |
tree | 3c948d4d61e8b56971d8532947ca6fb247685c32 /meta-rcar-gen3/recipes-kernel/kernel-module-vspm | |
parent | de96e0e4738e0b473c2fb77e2384e2c516990d4d (diff) |
rcar-gen3: arm-trusted-firmware: Update SRCREV to Rev.2.0.3
This commit updates IPL and Secure Monitor to Rev.2.0.3 for the
following changes:
[IPL]
- Add support for M3 Ver.1.3/3.0
- Add QoS setting for M3 Ver.3.0
- Add DDR setting for M3 Ver.3.0
- Add E3 Ver.1.1 to build option
- Change periodic write DQ training option
- Add new board revision for H3ULCB
- Remove duplicate line in qos.mk
- Change subslot cycle
- Update DDR setting rev.0.35
- BL2/BL31: Update IPL and Secure Monitor Rev2.0.3
- BL31: Change to restore timer counter value at resume
- BL31: Add DBSC4 setting before self-refresh mode
[Secure Monitor]
- Add SiP for getting board ID
- Change Suspend To RAM function for M3 Ver.3.0
- Change condition of product code with cluster off function
Change-Id: I9eb8e11e679742cf315089670dee1ae90954fc43
Signed-off-by: Duy Dang <duy.dang.yw@renesas.com>
Signed-off-by: Khang Nguyen <khang.nguyen.xw@renesas.com>
Signed-off-by: Takamitsu Honda <takamitsu.honda.pv@renesas.com>
Diffstat (limited to 'meta-rcar-gen3/recipes-kernel/kernel-module-vspm')
0 files changed, 0 insertions, 0 deletions