blob: 213421c1692f13580838ddafc6e7b4d95827c3d2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
From 45ac82977a015e6ec80a1fb119b26c5b5841b760 Mon Sep 17 00:00:00 2001
From: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
Date: Mon, 19 Mar 2018 11:19:54 +0300
Subject: [PATCH 06/12] R8A7798-condor: dts: Add qspi flash
Add s25fs512 flash support
Signed-off-by: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
---
arch/arm64/boot/dts/renesas/r8a7798-condor.dts | 72 ++++++++++++++++++++++++++
1 file changed, 72 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a7798-condor.dts b/arch/arm64/boot/dts/renesas/r8a7798-condor.dts
index cdd9844..81f984f1 100644
--- a/arch/arm64/boot/dts/renesas/r8a7798-condor.dts
+++ b/arch/arm64/boot/dts/renesas/r8a7798-condor.dts
@@ -240,6 +240,78 @@
groups = "tpu_to0";
function = "tpu";
};
+
+ qspi0_pins: qspi0 {
+ groups = "qspi0_ctrl", "qspi0_data4";
+ function = "qspi0";
+ };
+
+ qspi1_pins: qspi1 {
+ groups = "qspi1_ctrl", "qspi1_data4";
+ function = "qspi1";
+ };
+};
+
+&qspi0 {
+ pinctrl-0 = <&qspi0_pins &qspi1_pins>;
+ pinctrl-names = "default";
+
+ status = "okay";
+
+ flash@0 {
+ compatible = "spansion,s25fs512s", "jedec,spi-nor";
+ reg = <0>;
+ spi-max-frequency = <50000000>;
+ spi-rx-bus-width = <4>;
+
+ partitions {
+ compatible = "fixed-partitions";
+ #address-cells = <1>;
+ #size-cells = <1>;
+
+ bootparam@0 {
+ reg = <0x00000000 0x040000>;
+ read-only;
+ };
+ cr7@00040000 {
+ reg = <0x00040000 0x080000>;
+ read-only;
+ };
+ cert_header_sa3@000C0000 {
+ reg = <0x000C0000 0x080000>;
+ read-only;
+ };
+ bl2@00140000 {
+ reg = <0x00140000 0x040000>;
+ read-only;
+ };
+ cert_header_sa6@00180000 {
+ reg = <0x00180000 0x040000>;
+ read-only;
+ };
+ bl31@001C0000 {
+ reg = <0x001C0000 0x460000>;
+ read-only;
+ };
+ uboot@00640000 {
+ reg = <0x00640000 0x0C0000>;
+ read-only;
+ };
+ uboot-env@00700000 {
+ reg = <0x00700000 0x040000>;
+ read-only;
+ };
+ dtb@00740000 {
+ reg = <0x00740000 0x080000>;
+ };
+ kernel@007C0000 {
+ reg = <0x007C0000 0x1400000>;
+ };
+ user@01BC0000 {
+ reg = <0x01BC0000 0x2440000>;
+ };
+ };
+ };
};
&scif0 {
--
2.7.4
|
