blob: 8d782ca12b6f21768d58168d558c84e575917fa7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
|
From 847b14e65374563ec3ee1d06eec05b4004233e7d Mon Sep 17 00:00:00 2001
From: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
Date: Thu, 22 Mar 2018 15:27:49 +0300
Subject: [PATCH 11/12] r8a7797: dtsi: Add rpc node
Signed-off-by: Dmitry Shifrin <dmitry.shifrin@cogentembedded.com>
---
arch/arm64/boot/dts/renesas/r8a7797.dtsi | 11 +++++++++++
1 file changed, 11 insertions(+)
diff --git a/arch/arm64/boot/dts/renesas/r8a7797.dtsi b/arch/arm64/boot/dts/renesas/r8a7797.dtsi
index a5552d6..2beca53 100644
--- a/arch/arm64/boot/dts/renesas/r8a7797.dtsi
+++ b/arch/arm64/boot/dts/renesas/r8a7797.dtsi
@@ -889,6 +889,17 @@
status = "disabled";
};
+ qspi0: qspi@ee200000 {
+ compatible = "renesas,qspi-rpc-r8a7797";
+ reg = <0 0xee200000 0 0x1f0>,
+ <0 0x08000000 0 0x04000000>,
+ <0 0xee208000 0 0x100>;
+ interrupts = <GIC_SPI 38 IRQ_TYPE_LEVEL_HIGH>;
+ clocks = <&cpg CPG_MOD 917>;
+ power-domains = <&sysc R8A7797_PD_ALWAYS_ON>;
+ status = "disabled";
+ };
+
msiof0: spi@e6e90000 {
#address-cells = <1>;
#size-cells = <0>;
--
2.7.4
|