aboutsummaryrefslogtreecommitdiffstats
path: root/roms/u-boot/drivers/cache/cache-uclass.c
diff options
context:
space:
mode:
Diffstat (limited to 'roms/u-boot/drivers/cache/cache-uclass.c')
-rw-r--r--roms/u-boot/drivers/cache/cache-uclass.c44
1 files changed, 44 insertions, 0 deletions
diff --git a/roms/u-boot/drivers/cache/cache-uclass.c b/roms/u-boot/drivers/cache/cache-uclass.c
new file mode 100644
index 000000000..3b20a10f0
--- /dev/null
+++ b/roms/u-boot/drivers/cache/cache-uclass.c
@@ -0,0 +1,44 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * Copyright (C) 2019 Intel Corporation <www.intel.com>
+ */
+
+#include <common.h>
+#include <cache.h>
+#include <dm.h>
+
+int cache_get_info(struct udevice *dev, struct cache_info *info)
+{
+ struct cache_ops *ops = cache_get_ops(dev);
+
+ if (!ops->get_info)
+ return -ENOSYS;
+
+ return ops->get_info(dev, info);
+}
+
+int cache_enable(struct udevice *dev)
+{
+ struct cache_ops *ops = cache_get_ops(dev);
+
+ if (!ops->enable)
+ return -ENOSYS;
+
+ return ops->enable(dev);
+}
+
+int cache_disable(struct udevice *dev)
+{
+ struct cache_ops *ops = cache_get_ops(dev);
+
+ if (!ops->disable)
+ return -ENOSYS;
+
+ return ops->disable(dev);
+}
+
+UCLASS_DRIVER(cache) = {
+ .id = UCLASS_CACHE,
+ .name = "cache",
+ .post_bind = dm_scan_fdt_dev,
+};