1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
|
From 85f8c9a60ec11fe59913cb93442e380249e95d13 Mon Sep 17 00:00:00 2001
From: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
Date: Thu, 7 Feb 2019 11:55:03 +0300
Subject: [PATCH 097/122] lvds: ar0231: fix comments
This fixes comments on PLL calculation
Signed-off-by: Vladimir Barinov <vladimir.barinov@cogentembedded.com>
---
drivers/media/i2c/soc_camera/ar0231_rev7.h | 12 ++++++------
1 file changed, 6 insertions(+), 6 deletions(-)
diff --git a/drivers/media/i2c/soc_camera/ar0231_rev7.h b/drivers/media/i2c/soc_camera/ar0231_rev7.h
index 885d34e..5f196e8 100644
--- a/drivers/media/i2c/soc_camera/ar0231_rev7.h
+++ b/drivers/media/i2c/soc_camera/ar0231_rev7.h
@@ -301,14 +301,14 @@ static const struct ar0231_reg ar0231_regs_wizard_rev7[] = {
#endif /* Sensor Setup */
#if 1 /* Serial 12-bit Timing Setup */
-/* PCLK=27Mhz/PRE_PLL_CLK_DIV *PLL_MULTIPLIER /P1 /P4 *2 */
-/* PCLK=27Mhz/2 *44/1/12 *2= 99Mhz - TI serializers */
-{0x302A, 6}, // vt_pix_clk_div (P2 divider)
-{0x302C, 1}, // vt_sys_clk_div (P1 divider)
+/* PCLK=24Mhz/PRE_PLL_CLK_DIV *PLL_MULTIPLIER /P1 /P4 *2 */
+/* PCLK=24Mhz/2 *44/1/12 *2= 88Mhz - TI serializers */
{0x302E, 2}, // pre_pll_clk_div
{0x3030, 44}, // pll_multiplier
-{0x3036, 12}, // op_word_clk_div (P4 divider)
+{0x302C, 1}, // vt_sys_clk_div (P1 divider)
+{0x302A, 6}, // vt_pix_clk_div (P2 divider)
{0x3038, 1}, // op_sys_clk_div (P3 divider)
+{0x3036, 12}, // op_word_clk_div (P4 divider)
{0x30B0, 0x800}, // digital_test: pll_complete_bypass=0
#endif /* Serial 12-bit Timing Setup */
@@ -384,7 +384,7 @@ static const struct ar0231_reg ar0231_regs_wizard_rev7[] = {
{0x31BC, 0x805},
#endif /* MIPI 12 bit Settings */
-/* FPS = 124.5MHz / reg0x300A / reg0x300C * (DES_XTAL/27MHz), DES_XTAL=23.5MHz */
+/* FPS = 105MHz / reg0x300A / reg0x300C * (DES_XTAL/27MHz), DES_XTAL=23.5MHz */
{0x300A, AR0231_SENSOR_HEIGHT + 100}, // Frame_length_Lines
{0x300C, AR0231_SENSOR_WIDTH + 550}, // Line_length_pck
{0x3012, 0x144}, //Integration_time
--
2.7.4
|
