1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
|
From e9bc27fd3805d8ff37435ddc28e56eff017a8e2f Mon Sep 17 00:00:00 2001
From: Valentine Barshak <valentine.barshak@cogentembedded.com>
Date: Tue, 6 Nov 2018 02:59:39 +0300
Subject: [PATCH 112/211] clk: renesas: r8a77980: cpg-mssr: Add VIP clocks
This adds VIP clocks.
Signed-off-by: Valentine Barshak <valentine.barshak@cogentembedded.com>
---
drivers/clk/renesas/r8a77980-cpg-mssr.c | 10 ++++++++++
1 file changed, 10 insertions(+)
diff --git a/drivers/clk/renesas/r8a77980-cpg-mssr.c b/drivers/clk/renesas/r8a77980-cpg-mssr.c
index feb5eab..5371c27 100644
--- a/drivers/clk/renesas/r8a77980-cpg-mssr.c
+++ b/drivers/clk/renesas/r8a77980-cpg-mssr.c
@@ -111,6 +111,8 @@ static const struct cpg_core_clk r8a77980_core_clks[] __initconst = {
};
static const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = {
+ DEF_MOD("disp", 101, R8A77980_CLK_S1D1),
+ DEF_MOD("umf", 102, R8A77980_CLK_S1D1),
DEF_MOD("tmu4", 121, R8A77980_CLK_S0D6),
DEF_MOD("tmu3", 122, R8A77980_CLK_S0D6),
DEF_MOD("tmu2", 123, R8A77980_CLK_S0D6),
@@ -196,6 +198,14 @@ static const struct mssr_mod_clk r8a77980_mod_clks[] __initconst = {
DEF_MOD("i2c2", 929, R8A77980_CLK_S3D2),
DEF_MOD("i2c1", 930, R8A77980_CLK_S3D2),
DEF_MOD("i2c0", 931, R8A77980_CLK_S3D2),
+ DEF_MOD("cle4", 1000, R8A77980_CLK_S1D1),
+ DEF_MOD("cle3", 1001, R8A77980_CLK_S1D1),
+ DEF_MOD("cle2", 1002, R8A77980_CLK_S1D1),
+ DEF_MOD("cle1", 1003, R8A77980_CLK_S1D1),
+ DEF_MOD("cle0", 1004, R8A77980_CLK_S1D1),
+ DEF_MOD("smd_post", 1100, R8A77980_CLK_S0D3),
+ DEF_MOD("smd_est", 1101, R8A77980_CLK_S0D3),
+ DEF_MOD("smd_ps", 1102, R8A77980_CLK_S0D3),
};
static const unsigned int r8a77980_crit_mod_clks[] __initconst = {
--
2.7.4
|
