aboutsummaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorCorentin LABBE <clabbe@baylibre.com>2021-02-05 08:50:10 +0000
committerCorentin LABBE <clabbe@baylibre.com>2021-02-23 07:28:22 +0000
commit58764408115257dd1b3cdd6c154bdd5f4bad3930 (patch)
treed8620a3afeaad5378236fcfac8da6e23c9df0464
parent6786fe48f12b441766111b11045591213e9eb661 (diff)
device-type-patch: fix rcar address
-rw-r--r--lava-master/device-types-patch/0001-rcar-gen3-common-fix-kernel-dtb-address.patch35
1 files changed, 35 insertions, 0 deletions
diff --git a/lava-master/device-types-patch/0001-rcar-gen3-common-fix-kernel-dtb-address.patch b/lava-master/device-types-patch/0001-rcar-gen3-common-fix-kernel-dtb-address.patch
new file mode 100644
index 0000000..1d3c535
--- /dev/null
+++ b/lava-master/device-types-patch/0001-rcar-gen3-common-fix-kernel-dtb-address.patch
@@ -0,0 +1,35 @@
+From ec10a98ff6b3eb3298898ba7791bc3a6b61d90cb Mon Sep 17 00:00:00 2001
+From: Corentin LABBE <clabbe@baylibre.com>
+Date: Tue, 26 Jan 2021 08:46:59 +0000
+Subject: [PATCH] rcar-gen3-common: fix kernel/dtb address
+
+The address used by all renesas are wrong, they worked until some change
+upstream made them unusuable.
+The problem was reported here:
+https://lore.kernel.org/linux-arm-kernel/X%2FQ21vZcui0RlYWK@Red/
+
+I have tested thoses address on all renesas supported by LAVA.
+- r8a7796-m3ulcb (tested in kernelci/baylibre lab)
+- r8a7795-salvator-x (tested in kernelci/baylibre lab)
+- r8a7795-h3ulcb-kf (tested in AGL lab)
+---
+ etc/dispatcher-config/device-types/rcar-gen3-common.jinja2 | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+diff --git a/etc/dispatcher-config/device-types/rcar-gen3-common.jinja2 b/etc/dispatcher-config/device-types/rcar-gen3-common.jinja2
+index 0c5da436e..8c1c96a91 100644
+--- a/etc/dispatcher-config/device-types/rcar-gen3-common.jinja2
++++ b/etc/dispatcher-config/device-types/rcar-gen3-common.jinja2
+@@ -2,7 +2,7 @@
+ {% extends 'base-uboot.jinja2' %}
+
+ {% set console_device = console_device|default('ttySC0') %}
+-{% set booti_kernel_addr = '0x48080000' %}
++{% set booti_kernel_addr = '0x68080000' %}
+ {% set booti_ramdisk_addr = '0x4a000000' %}
+-{% set booti_dtb_addr = '0x48000000' %}
++{% set booti_dtb_addr = '0x68000000' %}
+ {% set uboot_mkimage_arch = 'arm64' %}
+--
+2.26.2
+