Add submodule dependency filesHEADmaster

Change-Id: Iaf8d18082d3991dec7c0ebbea540f092188eb4ec

1 files changed, 68 insertions, 0 deletions

diff --git a/roms/skiboot/doc/opal-api/opal-reinit-cpus-70.rst b/roms/skiboot/doc/opal-api/opal-reinit-cpus-70.rst
new file mode 100644
index 000000000..3a6e54373
--- /dev/null
+++ b/roms/skiboot/doc/opal-api/opal-reinit-cpus-70.rst
@@ -0,0 +1,68 @@
+.. _OPAL_REINIT_CPUS:
+
+OPAL_REINIT_CPUS
+================
+
+.. code-block:: c
+
+   #define OPAL_REINIT_CPUS			70
+
+   static int64_t opal_reinit_cpus(uint64_t flags);
+
+This OPAL call reinitializes some bit of CPU state across *ALL* CPUs.
+Consequently, all CPUs must be in OPAL for this call to succeed (either
+at boot time or after OPAL_RETURN_CPU is called).
+
+Arguments
+---------
+Currently, possible flags are:
+
+.. code-block:: c
+
+  enum {
+	OPAL_REINIT_CPUS_HILE_BE	= (1 << 0),
+	OPAL_REINIT_CPUS_HILE_LE	= (1 << 1),
+	OPAL_REINIT_CPUS_MMU_HASH	= (1 << 2),
+	OPAL_REINIT_CPUS_MMU_RADIX	= (1 << 3),
+	OPAL_REINIT_CPUS_TM_SUSPEND_DISABLED = (1 << 4),
+  };
+
+Extra flags may be added in the future, so other bits *must* be 0.
+
+On POWER7 CPUs, only OPAL_REINIT_CPUS_HILE_BE is supported. All other
+flags will return OPAL_UNSUPPORTED.
+
+On POWER8 CPUs, only OPAL_REINIT_CPUS_HILE_BE and OPAL_REINIT_CPUS_HILE_LE
+are support and other bits *MUST NOT* be set.
+
+On POWER9 CPUs, all options including OPAL_REINIT_CPUS_MMU_HASH and
+OPAL_REINIT_CPUS_MMU_RADIX.
+
+OPAL_REINIT_CPUS_TM_SUSPEND_DISABLED
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+This flag requests that CPUs be configured with TM (Transactional Memory)
+suspend mode disabled. This may only be supported on some CPU versions.
+
+OPAL_REINIT_CPUS_MMU_HASH and OPAL_REINIT_CPUS_MMU_RADIX
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+Some processors may need to change a processor specific register in order to
+support Hash or Radix translation.
+
+For POWER9 CPUs, this is bit 8 of the HID register (see the POWER9 User Manual
+for details). On POWER9 CPUS, when in Hash mode, the full TLB is available to
+the host OS rather than when in radix mode, half the TLB is taken for a Page
+Walk Cache (PWC).
+
+Future CPUs may or may not do anything with these flags, but a host OS must
+use them to ensure compatibility in the future.
+
+
+Returns
+-------
+
+:ref:`OPAL_SUCCESS`
+  Success!
+:ref:`OPAL_UNSUPPORTED`
+  Processor does not suport reinit flags.