diff options
author | 2023-10-10 14:33:42 +0000 | |
---|---|---|
committer | 2023-10-10 14:33:42 +0000 | |
commit | af1a266670d040d2f4083ff309d732d648afba2a (patch) | |
tree | 2fc46203448ddcc6f81546d379abfaeb323575e9 /roms/u-boot/board/intel/minnowmax | |
parent | e02cda008591317b1625707ff8e115a4841aa889 (diff) |
Change-Id: Iaf8d18082d3991dec7c0ebbea540f092188eb4ec
Diffstat (limited to 'roms/u-boot/board/intel/minnowmax')
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/.gitignore | 3 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/Kconfig | 31 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/MAINTAINERS | 6 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/Makefile | 6 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/acpi/mainboard.asl | 10 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/dsdt.asl | 13 | ||||
-rw-r--r-- | roms/u-boot/board/intel/minnowmax/minnowmax.c | 62 |
7 files changed, 131 insertions, 0 deletions
diff --git a/roms/u-boot/board/intel/minnowmax/.gitignore b/roms/u-boot/board/intel/minnowmax/.gitignore new file mode 100644 index 000000000..6eb8a5481 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/.gitignore @@ -0,0 +1,3 @@ +dsdt.aml +dsdt.asl.tmp +dsdt.c diff --git a/roms/u-boot/board/intel/minnowmax/Kconfig b/roms/u-boot/board/intel/minnowmax/Kconfig new file mode 100644 index 000000000..82a6ca904 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/Kconfig @@ -0,0 +1,31 @@ +if TARGET_MINNOWMAX + +config SYS_BOARD + default "minnowmax" + +config SYS_VENDOR + default "intel" + +config SYS_SOC + default "baytrail" + +config SYS_CONFIG_NAME + default "minnowmax" + +config SYS_TEXT_BASE + default 0xfff00000 + +config BOARD_SPECIFIC_OPTIONS # dummy + def_bool y + select X86_RESET_VECTOR + select INTEL_BAYTRAIL + select BOARD_ROMSIZE_KB_8192 + select SPI_FLASH_STMICRO + # Enable Winbond so we can use Dediprog em100pro emulator which does + # not support N25Q064 + select SPI_FLASH_WINBOND + +config PCIE_ECAM_BASE + default 0xe0000000 + +endif diff --git a/roms/u-boot/board/intel/minnowmax/MAINTAINERS b/roms/u-boot/board/intel/minnowmax/MAINTAINERS new file mode 100644 index 000000000..d655761d5 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/MAINTAINERS @@ -0,0 +1,6 @@ +CircuitCo Minnowboard Max +M: Simon Glass <sjg@chromium.org> +S: Maintained +F: board/intel/minnowmax +F: include/configs/minnowmax.h +F: configs/minnowmax_defconfig diff --git a/roms/u-boot/board/intel/minnowmax/Makefile b/roms/u-boot/board/intel/minnowmax/Makefile new file mode 100644 index 000000000..d339b5ad0 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/Makefile @@ -0,0 +1,6 @@ +# SPDX-License-Identifier: GPL-2.0+ +# +# Copyright (C) 2015, Google, Inc + +obj-y += minnowmax.o +obj-$(CONFIG_GENERATE_ACPI_TABLE) += dsdt.o diff --git a/roms/u-boot/board/intel/minnowmax/acpi/mainboard.asl b/roms/u-boot/board/intel/minnowmax/acpi/mainboard.asl new file mode 100644 index 000000000..beb9d93ec --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/acpi/mainboard.asl @@ -0,0 +1,10 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright (C) 2016, Bin Meng <bmeng.cn@gmail.com> + */ + +/* Power Button */ +Device (PWRB) +{ + Name(_HID, EISAID("PNP0C0C")) +} diff --git a/roms/u-boot/board/intel/minnowmax/dsdt.asl b/roms/u-boot/board/intel/minnowmax/dsdt.asl new file mode 100644 index 000000000..d2297ef59 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/dsdt.asl @@ -0,0 +1,13 @@ +/* SPDX-License-Identifier: GPL-2.0+ */ +/* + * Copyright (C) 2016, Bin Meng <bmeng.cn@gmail.com> + */ + +DefinitionBlock("dsdt.aml", "DSDT", 2, "U-BOOT", "U-BOOTBL", 0x00010000) +{ + /* platform specific */ + #include <asm/arch/acpi/platform.asl> + + /* board specific */ + #include "acpi/mainboard.asl" +} diff --git a/roms/u-boot/board/intel/minnowmax/minnowmax.c b/roms/u-boot/board/intel/minnowmax/minnowmax.c new file mode 100644 index 000000000..b02e3f0d4 --- /dev/null +++ b/roms/u-boot/board/intel/minnowmax/minnowmax.c @@ -0,0 +1,62 @@ +// SPDX-License-Identifier: GPL-2.0+ +/* + * Copyright (C) 2015, Google, Inc + */ + +#include <common.h> +#include <dm.h> +#include <init.h> +#include <log.h> +#include <asm/gpio.h> +#include <dm/device-internal.h> +#include <dm/uclass-internal.h> + +#define GPIO_BANKE_NAME "gpioe" + +int misc_init_r(void) +{ + struct udevice *dev; + struct gpio_desc desc; + int ret; + + /* + * Turn on USB VBUS for the two USB ports on the board. + * Each port's VBUS is controlled by a GPIO pin. + */ + + ret = uclass_find_device_by_name(UCLASS_GPIO, GPIO_BANKE_NAME, &dev); + if (ret) { + debug("%s: GPIO %s device cannot be not found (ret=%d)\n", + __func__, GPIO_BANKE_NAME, ret); + return ret; + } + + ret = device_probe(dev); + if (ret) { + debug("%s: GPIO %s device probe failed (ret=%d)\n", + __func__, GPIO_BANKE_NAME, ret); + return ret; + } + + desc.dev = dev; + desc.flags = GPIOD_IS_OUT; + + /* GPIO E8 controls the bottom port */ + desc.offset = 8; + + ret = dm_gpio_request(&desc, "usb_host_en0"); + if (ret) + return ret; + dm_gpio_set_value(&desc, 1); + + /* GPIO E9 controls the upper port */ + desc.offset = 9; + + ret = dm_gpio_request(&desc, "usb_host_en1"); + if (ret) + return ret; + + dm_gpio_set_value(&desc, 1); + + return 0; +} |