aboutsummaryrefslogtreecommitdiffstats
path: root/roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm
diff options
context:
space:
mode:
Diffstat (limited to 'roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm')
-rw-r--r--roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm35
1 files changed, 35 insertions, 0 deletions
diff --git a/roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm b/roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm
new file mode 100644
index 000000000..baf6d2783
--- /dev/null
+++ b/roms/edk2/MdePkg/Library/BaseLib/Arm/CpuBreakpoint.asm
@@ -0,0 +1,35 @@
+;------------------------------------------------------------------------------
+;
+; CpuBreakpoint() for ARM
+;
+; Copyright (c) 2006 - 2018, Intel Corporation. All rights reserved.<BR>
+; Portions copyright (c) 2008 - 2009, Apple Inc. All rights reserved.<BR>
+; SPDX-License-Identifier: BSD-2-Clause-Patent
+;
+;------------------------------------------------------------------------------
+
+ EXPORT CpuBreakpoint
+
+; Force ARM mode for this section, as MSFT assembler defaults to THUMB
+ AREA Cpu_Breakpoint, CODE, READONLY, ARM
+
+ ARM
+
+;/**
+; Generates a breakpoint on the CPU.
+;
+; Generates a breakpoint on the CPU. The breakpoint must be implemented such
+; that code can resume normal execution after the breakpoint.
+;
+;**/
+;VOID
+;EFIAPI
+;CpuBreakpoint (
+; VOID
+; );
+;
+CpuBreakpoint
+ swi 0xdbdbdb
+ bx lr
+
+ END