aboutsummaryrefslogtreecommitdiffstats
path: root/roms/u-boot/arch/arm/mach-at91/armv7/cpu.c
diff options
context:
space:
mode:
Diffstat (limited to 'roms/u-boot/arch/arm/mach-at91/armv7/cpu.c')
-rw-r--r--roms/u-boot/arch/arm/mach-at91/armv7/cpu.c84
1 files changed, 84 insertions, 0 deletions
diff --git a/roms/u-boot/arch/arm/mach-at91/armv7/cpu.c b/roms/u-boot/arch/arm/mach-at91/armv7/cpu.c
new file mode 100644
index 000000000..9b3753491
--- /dev/null
+++ b/roms/u-boot/arch/arm/mach-at91/armv7/cpu.c
@@ -0,0 +1,84 @@
+// SPDX-License-Identifier: GPL-2.0+
+/*
+ * (C) Copyright 2010
+ * Reinhard Meyer, reinhard.meyer@emk-elektronik.de
+ * (C) Copyright 2009
+ * Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
+ * (C) Copyright 2013
+ * Bo Shen <voice.shen@atmel.com>
+ */
+
+#include <common.h>
+#include <cpu_func.h>
+#include <init.h>
+#include <vsprintf.h>
+#include <asm/io.h>
+#include <asm/arch/hardware.h>
+#include <asm/arch/at91_pit.h>
+#include <asm/arch/at91_gpbr.h>
+#include <asm/arch/clk.h>
+
+#ifndef CONFIG_SYS_AT91_MAIN_CLOCK
+#define CONFIG_SYS_AT91_MAIN_CLOCK 0
+#endif
+
+int arch_cpu_init(void)
+{
+#if defined(CONFIG_CLK_CCF)
+ return 0;
+#else
+ return at91_clock_init(CONFIG_SYS_AT91_MAIN_CLOCK);
+#endif
+}
+
+void arch_preboot_os(void)
+{
+#if (IS_ENABLED(CONFIG_ATMEL_PIT_TIMER))
+ ulong cpiv;
+ at91_pit_t *pit = (at91_pit_t *)ATMEL_BASE_PIT;
+
+ cpiv = AT91_PIT_MR_PIV_MASK(readl(&pit->piir));
+
+ /*
+ * Disable PITC
+ * Add 0x1000 to current counter to stop it faster
+ * without waiting for wrapping back to 0
+ */
+ writel(cpiv + 0x1000, &pit->mr);
+#endif
+}
+
+#if defined(CONFIG_DISPLAY_CPUINFO)
+int print_cpuinfo(void)
+{
+ char buf[32];
+
+ printf("CPU: %s\n", get_cpu_name());
+ printf("Crystal frequency: %8s MHz\n",
+ strmhz(buf, get_main_clk_rate()));
+ printf("CPU clock : %8s MHz\n",
+ strmhz(buf, get_cpu_clk_rate()));
+ printf("Master clock : %8s MHz\n",
+ strmhz(buf, get_mck_clk_rate()));
+
+ return 0;
+}
+#endif
+
+void enable_caches(void)
+{
+ icache_enable();
+ dcache_enable();
+}
+
+#define ATMEL_CHIPID_CIDR_VERSION 0x1f
+
+unsigned int get_chip_id(void)
+{
+ return readl(ATMEL_CHIPID_CIDR) & ~ATMEL_CHIPID_CIDR_VERSION;
+}
+
+unsigned int get_extension_chip_id(void)
+{
+ return readl(ATMEL_CHIPID_EXID);
+}