blob: 22ef73067e7aa8f5f6f72b3021c7bb3fee7da5aa (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
/** @file
CPU enable interrupt function for RISC-V
Copyright (c) 2020, Hewlett Packard Enterprise Development LP. All rights reserved.<BR>
SPDX-License-Identifier: BSD-2-Clause-Patent
**/
#include "BaseLibInternals.h"
extern VOID RiscVEnableSupervisorModeInterrupt (VOID);
/**
Enables CPU interrupts.
**/
VOID
EFIAPI
EnableInterrupts (
VOID
)
{
RiscVEnableSupervisorModeInterrupt ();
}
|
